1 | // ========== Copyright Header Begin ========================================== |
---|
2 | // |
---|
3 | // OpenSPARC T1 Processor File: sparc_ifu_ctr5.v |
---|
4 | // Copyright (c) 2006 Sun Microsystems, Inc. All Rights Reserved. |
---|
5 | // DO NOT ALTER OR REMOVE COPYRIGHT NOTICES. |
---|
6 | // |
---|
7 | // The above named program is free software; you can redistribute it and/or |
---|
8 | // modify it under the terms of the GNU General Public |
---|
9 | // License version 2 as published by the Free Software Foundation. |
---|
10 | // |
---|
11 | // The above named program is distributed in the hope that it will be |
---|
12 | // useful, but WITHOUT ANY WARRANTY; without even the implied warranty of |
---|
13 | // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU |
---|
14 | // General Public License for more details. |
---|
15 | // |
---|
16 | // You should have received a copy of the GNU General Public |
---|
17 | // License along with this work; if not, write to the Free Software |
---|
18 | // Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA. |
---|
19 | // |
---|
20 | // ========== Copyright Header End ============================================ |
---|
21 | //////////////////////////////////////////////////////////////////////// |
---|
22 | /* |
---|
23 | // Module Name: sparc_ifu_ctr5 |
---|
24 | // Description: |
---|
25 | // 5 bit counter for starvation detect |
---|
26 | */ |
---|
27 | |
---|
28 | module sparc_ifu_ctr5(/*AUTOARG*/ |
---|
29 | // Outputs |
---|
30 | limit, so, |
---|
31 | // Inputs |
---|
32 | clk, se, si, rst_ctr_l |
---|
33 | ); |
---|
34 | |
---|
35 | input clk; |
---|
36 | input se, si; |
---|
37 | |
---|
38 | input rst_ctr_l; |
---|
39 | |
---|
40 | output limit; |
---|
41 | output so; |
---|
42 | |
---|
43 | wire [4:0] count, |
---|
44 | count_nxt, |
---|
45 | sum; |
---|
46 | |
---|
47 | assign sum[0] = ~count[0]; |
---|
48 | assign sum[1] = count[1] ^ count[0]; |
---|
49 | assign sum[2] = count[2] ^ (count[1] & count[0]); |
---|
50 | assign sum[3] = count[3] ^ (count[2] & count[1] & count[0]); |
---|
51 | assign sum[4] = count[4] ^ (count[3] & count[2] & count[1] & count[0]); |
---|
52 | assign count_nxt = sum & {5{rst_ctr_l}}; |
---|
53 | |
---|
54 | dff_s #(5) cnt_reg(.din (count_nxt), |
---|
55 | .q (count), |
---|
56 | .clk (clk), |
---|
57 | .se (se), .si(), .so()); |
---|
58 | |
---|
59 | // limit set to 24 for now |
---|
60 | assign limit = count[4] & count[3]; |
---|
61 | |
---|
62 | |
---|
63 | endmodule |
---|
64 | |
---|