| Revision 29,
521 bytes
checked in by pntsvt00, 13 years ago
(diff) |
|
added coregen files to recreate ngc from xco
|
| Line | |
|---|
| 1 | # Date: Tue Apr 5 16:26:02 2011 |
|---|
| 2 | |
|---|
| 3 | SET addpads = false |
|---|
| 4 | SET asysymbol = false |
|---|
| 5 | SET busformat = BusFormatAngleBracketNotRipped |
|---|
| 6 | SET createndf = false |
|---|
| 7 | SET designentry = Verilog |
|---|
| 8 | SET device = xc5vlx110t |
|---|
| 9 | SET devicefamily = virtex5 |
|---|
| 10 | SET flowvendor = Other |
|---|
| 11 | SET formalverification = False |
|---|
| 12 | SET foundationsym = False |
|---|
| 13 | SET implementationfiletype = Ngc |
|---|
| 14 | SET package = ff1136 |
|---|
| 15 | SET removerpms = False |
|---|
| 16 | SET simulationfiles = Behavioral |
|---|
| 17 | SET speedgrade = -2 |
|---|
| 18 | SET verilogsim = true |
|---|
| 19 | SET vhdlsim = false |
|---|
| 20 | SET workingdirectory = ./tmp/ |
|---|
| 21 | |
|---|
| 22 | # CRC: e8561b33 |
|---|
Note: See
TracBrowser
for help on using the repository browser.
