Revision 9,
852 bytes
checked in by pntsvt00, 14 years ago
(diff) |
modifiche per la sintesi su Xilinx
|
Line | |
---|
1 | ######################### |
---|
2 | ### DEFINE VARIABLES ### |
---|
3 | ######################### |
---|
4 | set DesignName "W1" |
---|
5 | set FamilyName "VIRTEX5" |
---|
6 | set DeviceName "XC5VLX110T" |
---|
7 | set PackageName "FF1136" |
---|
8 | set SpeedGrade "-1" |
---|
9 | set TopModule "W1" |
---|
10 | set EdifFile "W1.edf" |
---|
11 | if {![file exists $DesignName.xise]} { |
---|
12 | |
---|
13 | project new $DesignName.xise |
---|
14 | |
---|
15 | project set family $FamilyName |
---|
16 | project set device $DeviceName |
---|
17 | project set package $PackageName |
---|
18 | project set speed $SpeedGrade |
---|
19 | |
---|
20 | xfile add W1.ucf |
---|
21 | #xfile add $EdifFile |
---|
22 | #if {[file exists synplicity.ucf]} { |
---|
23 | # xfile add synplicity.ucf |
---|
24 | #} |
---|
25 | |
---|
26 | project set "Netlist Translation Type" "Timestamp" |
---|
27 | project set "Other NGDBuild Command Line Options" "-verbose" |
---|
28 | project set "Generate Detailed MAP Report" TRUE |
---|
29 | |
---|
30 | project close |
---|
31 | } |
---|
32 | |
---|
33 | |
---|
34 | file delete -force $DesignName\_xdb |
---|
35 | |
---|
36 | project open $DesignName.ise |
---|
37 | |
---|
38 | process run "Implement Design" -force rerun_all |
---|
39 | |
---|
40 | project close |
---|
41 | |
---|
Note: See
TracBrowser
for help on using the repository browser.